OIPE IAP43
SEP 16 2005
PATENT & TRADEMARK OFFICE

cop

PATENT

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

September 13, 2005 Alexandra Beggs

Date Alexandra Beggs

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	: R. Jacob Baker	Attorney Docket No.:	501160.02
Patent No.	: US 6,798,705 B2	Serial No.	: 10/683,539
Issue Date	: September 28, 2004	Filed	: October 10, 2003
Title	: NOISE RESISTANT SMALL SIGNAL SENSING CIRCUIT FOR A MEMORY DEVICE		

REQUEST FOR CERTIFICATE OF CORRECTION

Certificate
SEP 22 2005
of Correction

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

A Certificate of Correction under 35 U.S.C. § 254 is respectfully requested for the above-identified patent in order to correct Patent and Trademark Office errors made during the printing of the patent. The changes in the patent needed to correct the errors are as follows:

Column, Line	Reads	Should Read
Item (56), References Cited, U.S. Patent Documents	"3,818,501 A * 6/1974 Florino.....360/40"	--3,818,501 A * 6/1974 Fiorino.....360/40--
Column 1, Line 43	"at relatively cheap."	--relatively cheaply.--
Column 3, Line 3	"a integrator output"	--an integrator output--
Column 3, Line 15	"of clocked comparator"	--of a clocked comparator--

SEP 22 2005

Column 6, Line 53	"the coupling off"	--the coupling of--
Column 8, Line 9	"based on logic state"	--based on the logic state--
Column 10, Line 32	"a dare stare of a memory cell,"	--a data state of a memory cell,--
Column 10, Line 63	"value or the clocked output signal."	--value of the clocked output signal.--

The above errors for which correction is requested under 35 U.S.C. § 254 were made in the printing of the patent or in the original application. The errors are considered sufficiently important to justify the processing of a Certificate of Correction under 35 U.S.C. § 254. A Form PTO-1050, in duplicate, is enclosed herewith.

The Commissioner is hereby authorized to charge payment of an fees associated with this communication to Deposit Account No. 50-1266. A duplicate copy of this sheet is enclosed.

Favorable consideration of this Request is respectfully requested.

Respectfully submitted,

Date: Sept. 12, 2005

By: Edward W. Bulchis

Edward W. Bulchis, Reg. No. 26,847
Customer No. 27,076
Dorsey & Whitney LLP
1420 Fifth Avenue, Suite 3400
Seattle, WA 98101
(206) 903-8785
Attorney for Applicant(s)

EWB:tdk

Enclosures:
Postcard
Form PTO-1050 (+ copy)

501160.02 req cert correct

SEP 22 2005

OIPE
SEP 16 2005
IAP43
PATENT & TRADEMARK OFFICE

PATENT

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

September 13, 2005 Alexandra Beggs

Date Alexandra Beggs

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	: R. Jacob Baker	Attorney Docket No.:	501160.02
Patent No.	: US 6,798,705 B2	Serial No.	: 10/683,539
Issue Date	: September 28, 2004	Filed	: October 10, 2003
Title	: NOISE RESISTANT SMALL SIGNAL SENSING CIRCUIT FOR A MEMORY DEVICE		

REQUEST FOR CERTIFICATE OF CORRECTION

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

A Certificate of Correction under 35 U.S.C. § 254 is respectfully requested for the above-identified patent in order to correct Patent and Trademark Office errors made during the printing of the patent. The changes in the patent needed to correct the errors are as follows:

Column, Line	Reads	Should Read
Item (56), References Cited, U.S. Patent Documents	"3,818,501 A * 6/1974 Florino.....360/40"	--3,818,501 A * 6/1974 Fiorino.....360/40--
Column 1, Line 43	"at relatively cheap."	--relatively cheaply.--
Column 3, Line 3	"a integrator output"	--an integrator output--
Column 3, Line 15	"of clocked comparator"	--of a clocked comparator--

SEP 28 2005

Column 6, Line 53	"the coupling off"	--the coupling of--
Column 8, Line 9	"based on logic state"	--based on the logic state--
Column 10, Line 32	"a dare stare of a memory cell,"	--a data state of a memory cell,--
Column 10, Line 63	"value or the clocked output signal."	--value of the clocked output signal.--

The above errors for which correction is requested under 35 U.S.C. § 254 were made in the printing of the patent or in the original application. The errors are considered sufficiently important to justify the processing of a Certificate of Correction under 35 U.S.C. § 254. A Form PTO-1050, in duplicate, is enclosed herewith.

The Commissioner is hereby authorized to charge payment of an fees associated with this communication to Deposit Account No. 50-1266. A duplicate copy of this sheet is enclosed.

Favorable consideration of this Request is respectfully requested.

Respectfully submitted,

Date: Sept. 12, 2005

By: Edward W. Bulchis

Edward W. Bulchis, Reg. No. 26,847
Customer No. 27,076
Dorsey & Whitney LLP
1420 Fifth Avenue, Suite 3400
Seattle, WA 98101
(206) 903-8785
Attorney for Applicant(s)

EWB:tdk

Enclosures:
Postcard
Form PTO-1050 (+ copy)

501160.02 req cert correct

SEP 22 2005

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 6,798,705 B2
DATED : September 28, 2004
INVENTOR(S) : R. Jacob Baker

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Item (56), References Cited, U.S. Patent Documents	"3,818,501 A * 6/1974 Florino.....360/40"	--3,818,501 A * 6/1974 Fiorino.....360/40--
Column 1, Line 43	"at relatively cheap."	--relatively cheaply.--
Column 3, Line 3	"a integrator output"	--an integrator output--
Column 3, Line 15	"of clocked comparator"	--of a clocked comparator--
Column 6, Line 53	"the coupling off"	--the coupling of--
Column 8, Line 9	"based on logic state"	--based on the logic state--
Column 10, Line 32	"a dare stare of a memory cell,"	--a data state of a memory cell,--
Column 10, Line 63	"value or the clocked output signal."	--value of the clocked output signal.--

MAILING ADDRESS OF SENDER:

DORSEY & WHITNEY LLP
1420 Fifth Avenue, Suite 3400
Seattle, Washington 98101

Patent No. US 6,798,705 B2

No. add'l. copies
@ .30 per page
➔ _____

FORM PTO-1050 (REV. 3-82)
501160.02 PTO 1050

SEP 2 2 2006

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 6,798,705 B2
DATED : September 28, 2004
INVENTOR(S) : R. Jacob Baker

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Item (56), References Cited, U.S. Patent Documents	"3,818,501 A * 6/1974 Florino.....360/40"	--3,818,501 A * 6/1974 Fiorino.....360/40--
Column 1, Line 43	"at relatively cheap."	--relatively cheaply.--
Column 3, Line 3	"a integrator output"	--an integrator output--
Column 3, Line 15	"of clocked comparator"	--of a clocked comparator--
Column 6, Line 53	"the coupling off"	--the coupling of--
Column 8, Line 9	"based on logic state"	--based on the logic state- -
Column 10, Line 32	"a dare stare of a memory cell,"	--a data state of a memory cell,--
Column 10, Line 63	"value or the clocked output signal."	--value of the clocked output signal.--

MAILING ADDRESS OF SENDER:

DORSEY & WHITNEY LLP
1420 Fifth Avenue, Suite 3400
Seattle, Washington 98101

Patent No. US 6,798,705 B2

No. add'l. copies
@ .30 per page
➔ _____

FORM PTO-1050 (REV. 3-82)
501160.02 PTO 1050

SEP 2 2 2005